conversions. Output conversions for more than eight moduli can be handled with more than one chip and external binary adders. The same technique may be applied to handle output conversion when a larger output resolution is desired. Two (or more) chips can be used to form partial sums. which are then added off-chip.
The architecture can be slightly modified if one wishes to do QRNS processing. although the details of the modification are beyond the scope of the present discussion. The modifications are minimal (and arc necessary only to input conversion) but the! do increasc the 1 / 0 burden on the chip. The converter without this modification can be used with QRNS if one is willing to provide a modulo multiply-and-accumulate for each RNS channel, and if one is willing to accommodate the necess a c input connections on the RNS processors performing the RNS-to-QRNS conversion.
IV. CONCLUSION
A simple systolic architecture has been developed which permits both input and output conversion to be performed using the same hardware. The architecture is extremely powerful, as both the number of moduli and their values can be chosen arbitrarily (up to the capacity of the hardware design) and programmed into the converter. Another advantage of the design is that it is not a bottleneck for the RNS system, since its throughput is the same as the individual RNS channels. A chip designed in 1.25pm CMOS allows up to eight 6-bit moduli in the RNS. This design should provide an off-the-shelf solution for most RNS conversion requirements.
I. INTRODUCTION
In complex engineering design tasks, such as analog IC design, the circuit can be decomposed into smaller sub-blocks, which are considered to behave almost independently of each other. Each sub-block can be described by a set of underdetermined equations in some of the circuit parameters and circuit voltages and currents. Due to design constraints for normal circuit operation, some or all of these unknowns may only be chosen within specific domains. The problem is then to solve the equations of each sub-block in such a way that a solution exists when the sub-blocks are interconnected, leaving a maximum amount of freedom for the set of design parameters. A methodology to find such a solution is to use interval arithmetic [1]- [6] .
For each parameter of a sub-block, a default and an actual domain-i.e., an interval-is defined. The default domain is based on designer's experience or design Constraints. One can, for instance, think of minimum and maximum dimension of transistors in a certain technology or minimum and maximum allowable power dissipation of a sub-block, etc. A valid parameter is a value within the range of the actual domain. Synthesis is performed by a partitioning of the design constraints together with a partitioning of the circuit into smaller blocks at each hierarchical level. Now, at each level the description of the domains of the parameters must be used to find the solution space for matching the design constraints with the chosen sub-blocks. The solution space actually yields new parameter domains, Le., the new actual domains for each parkmeter. The advantage of this technique is that the solution space at each level does not conflict with the solution space at higher levels. Decisions made earlier at higher levels remain valid. The design process goes hierarchical downwards until the solution space for the lowest level, the basic building blocks, is found.
Then, bottom-up, the solution space at higher levels is assembled using the description of the solution at the lowest levels. At the top design level, actual values can be chosen in the produced solution spa$e, automatically resulting in valid parameter values for the lower blocks in agreement with the design constraints at all levels of the hierarchy.
A design problem for which interval techniques can be used is the design of an op-amp. To simplify the problem consider only the gain of a three state op-amp as a design constraint. At the highest design level the gain could be partitioned over these stages in several ways. One level lower, there is a possibility that the decision made earlier is unrealizable. For instance, to design the first stage for the given gain may be impossible, whereas a higher gain in the design of the last stage could be easy. So, at the top level a wrong partition of the design constraint has taken place. To circumvent this problem, consider the interval in which the gain may exist. Now, at the top level, try to find the solution space of partitioning the gain over the three stages, given the domain of the amplification used by each stage. If a solution exists, one level lower a maximum of freedom for the design parameters can be used to design the stages, in agreement with the top level. Above, the interval methodology is used to find the solution space using a decomposition (top-down) strategy with the information for partitioning collected by a bottom-up construction.
At each hierarchical level, using the description of the solution space of the level above and the model description of this level, a set of equations, with domains for the variables, can be 0098-4094/90/0600-0803$01.00 0 1990 IEEE formulated. So, all levels can use the same strategy to solve this set of equations, described in an algorithm.
Here a methodology will be presented to find the parametric solution of a set of linear equations with bounded variables. In Section 11, an explanation of the solution strategy will be given. In Section 111, some examples to demonstrate the application of the algorithm in circuit design are given. Finally, some conclusions are drawn in Section IV.
THEORY
To use interval techniques, model descriptions for the blocks have to be defined at each hierarchical level, in which the circuit can be partitioned.
In the case of linear sub-blocks, the problem is to find all the solutions x of n equations with rn variables (rn > n), 
with Vi U , > 0.
The solution space describes all non-negative solutions of (2). Because the presented interval algorithm is based on the Tschernikow technique, a detailed explanation to solve ( 2 ) is outlined below. The algorithm starts to define a start tableau for
where T: is a unit matrix and T: is composed by placing a row of ( 2 ) as a column in (3). For every row i ( i = l;..,p), define S ( i ) as the collection of columns of T: with zeros in row i.
Define S ( i , , i , ) for every combination (il,i2) (zl,i2 = 1 ; . . , p ) as the collection of columns of T i with zeros in both i, and i,. A column of T i , say column j , is chosen at random with at least one nonzero element. From the collection S(il,i,), only the subset with opposite sign in column j , called $ ( i , , i 2 ) , is important. A new table, T 2 , can now be composed by first placing the rows from TI with a zero in column j into T 2 . Next, search for the pairs (il,i2), for which S ( i ) 3 $(il, i,) (i # i,, i f i 2 ) , and place any linear combination of row i, and i, such that a zero in column j is created in T 2 .
In the same way, a new 
The total algorithm to solve prablems according to (1) can now be defined. First transform the problem into a problem like (21, using the substitution in ( 6 ) and (7). Then solve the set of equations using Tschernikow and redescribe the solution space in the variables in which the problem was defined.
To demonstrate the technique to solve a given problem like (11, define 
Define a slack-variable, say u9 with u9 = 1, and multiply it with all the constants in (10) and (11). This gives the set of equations
-u 3 -u 4
-2 u 9 = 0 U 3
-2 u 9 = 0 U 2 "6 -3~~~0
U 4
+ u s -13uy = 0 (12) with v. U ; > 0. This set of equations is in agreement with the Tschernikow set and can be solved. Tableau T ' , according to (3), is now described by and u4. According to (5), the solution of (12) 
Relation (17) can be used to reformulate (16) 16 -2 -3 -2 -13
Taking the first column of T i , the collection S(i) is described as of (12) as
. . ,9, j + il(co1umn j of T ; ) } , v;=] ;.., 9 . It is easy to verify that for these sets,
is valid, so that T 2 is given by After six loops, the algorithm stops with an end tableau like (41, Using the substitution relation (9), the solution of (8) Due to the fact that the variables u s , u6, U,, and us were only used to describe the bounds of u l , u 2 , uj, and u,;they are not important by consideration of the solution space for U', u 2 , u3, Equation (19) describes the full solution space of (8). To verify the correctness of (19), the vectors (19)--i.e., the corners of the solution space-can be substituted in (8).
The algorithm, outlined above, will be demonstrated for some applications in the following section. 
APPLICATIONS OF THE INTERVAL ALGORITHM
To demonstrate that the presented technique can be used to In the first example, an impedance Z = Z l + Z 2 + Z, is consolve different design problems, two applications are given.
sidered. representing a series connection of three impedances
Each of the impedances Z, is composed of resistors and capacitors only (see Fig. l ).From circuit theory it is known that for non-negative C,, and R,,, it is required that k Q x , Q 3 + k .
The goal is to find solutions for 5 , such that arg(Z(s)}(,=,, = -45" and arg{Z(s))l,=,j= -60". (21) This results in the following set of equations:
0 . 2 0 1 8~~ + 0 . 0 6 9 6~~ + 0 . 0 1 5 5~~ = 1 0 . 1 3 3 0~~ +0.0971x2 +0.0636x3 = 1 with 1 < x1 < 4 2 < X 2 Q 5 3 Q x g Q 6.
Calculation of the solution space, using the procedure, yields 3.922 4.468
above outlined with p1 + p 2 = 1 and VI p , > 0.
According to (23), several configurations are possible. Choosing p1 = p , = 0.5 gives the configuration of Fig. 2(a) , and p1 = 1, p z = 0 leads to the realization of Fig. 2(b) .
The second application is the design of a two-stage op-amp for dc biasing. To calculate the dc behavior linear equations appear to be sufficiently accurate.
C'sing a bottom-up strategy, the design process is to decompose the op-amp in a first and a second stage, to design them independently. and to connect the stages together to find an o\erall solution for the dc operation point of the op-amp. Using the intenal algorithm to solve this problem, the designer is free to make a parameter choice at the highest design level, in agreement with the design of the two stages. The parameters for each stage are the bias current, the dc input/output voltage, and the dissipation. A possible linear description of the first In the same way, the second stage yields 4 with q , = l a n d 7 q , > O . (27)
At the lowest level, the solution spaces for the two stages, which are independent of each other, are now found. The design process goes one hierarchical level upwards. At this level the stages are interconnected, which means Vu, = (see Fig. 4) . Also at this level, a new design constraint, the total dissipation PdlSs, is added to the system. Pdlss is valid within a domain, Pdlss (mW) E [O, 1.81.
Using the interconnection relations V;,l = v and Pdlss = Pi + P,, as well the restrictions k , + k , = q , + qz + q3 + q4 = 1, produces a new set:
I
At this stage the full solution space is described. From these values using optimization criteria for Vu and Pdi5s, the sizes of the transistors could be determined. For instance, if the designer wants Vu = 0 V, r2 must be equal to l. The sub-blocks are defined using (261, (27) , (29) and (30). The first stage is designed with Vudc = 3 V, I , = 10 pA, and Pi = 0.1 mW, and the second stage with Y = 3 V, I,=lOO p A and P 2 = l mW. All the parameters take values within their design constraints. Using (24) and (25), the values for S, and S, are found. Simulations with SPICE prove the usefulness of linear equations for such a design problem.
Normally the equations describing the dc behavior of an op-amp are nonlinear. To deal with the nonlinear problem solution techniques for interval arithmetic in nonlinear equations are under development.
IV. CONCLUSION
The presented interval technique can be used in the design environment to partition and map design constraints on a normal operating range of a collection of sub-blocks. This technique is valid only for linear equations.
Using a top-down strategy, the first advantage is that the solution space, if it exists, does not conflict with the solution space at higher levels and so decisions made earlier remain valid. At each level there is a maximum amount of freedom for the set of design parameters. The second advantage of this according to (1). of this set is given by Using the outlined procedure in Section 11, the solution space 
When Vu, and PdISs are defined as the new output variables for the sub-block on this level, they follow from with r , + r, + r3 + r, + r, + r6 = 1, VL r, 2 0.
technique is the implementation in an algorithm. At each hierarchical design level the same problem exists, which means that the same algorithm can be used at each level. This makes the implementation of the interval technique within the design process easier.
